

Fig. 1

— Digital Signal Processing  
(DSP) Based SERDES  
System 200




Fig. 2

3/26

DSP Based Deserializer  
Interfacing 300




Fig. 3

4/26




Fig. 4

5/26




Fig. 5A




Fig. 5B

6/26




Fig. 6




Fig. 7

8/26




Fig. 8



9/26

Compensation  
Determination  
Operation 900




Fig. 9

10/26

Compensation Control  
Operation 1000




Fig. 10

11/26




Fig. 11

12/26

Serial to Parallel  
Implementation of  
DFE 1200




Fig. 12




Fig. 13




Fig. 14



16/26




Fig. 16







19/26




Fig. 19





22/26




Fig. 22

23/26

Begin

Receive Serial/Analog Signal 2310

Partition Serial/Analog Signal Using ADC Channel(s) 2320

DSP Based  
SERDES  
Deserializer  
Method 2300

Perform Any Necessary Compensation/Adaptation 2330

Before ADCs  
2332

After ADCs 2334

Jointly To All Devices 2340

All  
ADCs  
2341

All PGAs 2342

Using AGCs  
2343

Other Devices 2349

Parallel-based Techniques 2360

Individually To Devices 2350

ADC Basis  
2351

PGA Basis  
2352

Other Devices 2359

End

Fig. 23

24/26




Fig. 24



25/26




Fig. 25

# 26/26

DSP Based SERDES Functionality 2600




Fig. 26